
















STATE NAME
(DECIMAL VALUE OF
STATE VARIABLES)

STATE VARIABLES
(DMY4-DMY6)

ROMA7 - ROMA0

ROMB7 - ROMB0

Mnemonics of signals
asserted in this state.

NOTE: ROMA1 AND
ROMA6 APPEAR AS $\bar{M}$
IN ALL STATES, AS
THEY ARE NOT USED
BY THE DMA MACHINE.

- INPUTS

CNT0	≡	BYTE COUNT REGISTER EQUALS ZERO.
DMARQ	≡	INPUT: INBOUND FIFO NOT EMPTY. OUTPUT: OUTBOUND FIFO NOT FULL.
IOEND	≡	PHI HANDSHAKE COMPLETED.
MEMDN	≡	MEMORY OPERATION COMPLETED.
OBSI	≡	IMB "OBSI" COMMAND HAS BEEN DONE.
TAG	≡	TAG BITS DD,DI OF PHI INDICATE END OF TRANSFER.

- OUTPUTS

```

DECCNT  ≡  DECREMENT BYTE COUNT AND COMPLEMENT LEFT/
             RIGHT BIT ONCE IN THIS STATE.

DMINT   ≡  ASSERT CSRRQ, AFTER OBSI, CSRRQ IS HELD OFF.

DMPHIG0 ≡  START WRITE TO PHI. THIS WILL PROVIDE A "FAST"
             PHI HANDSHAKE WHICH RELEASES IOG0 AS SOON AS
             IOEND IS ASSERTED, ASYNCHRONOUS TO DMA MACHINE.

DMPHIG2 ≡  START READ FROM PHI. THIS PROVIDES A PHI
             HANDSHAKE WHICH RELEASES IOG0 AS SOON AS
             MEMDIN IS ASSERTED, ASYNCHRONOUS TO DMA MACHINE.

DMOFF   ≡  DMA IS IDLE : RE-ENABLE ALL CSRR'S AND
             ALLOW SLAVE ACCESS TO PHI.

DMRDIO  ≡  SELECT PHI TO READ FIFO. IT IS SELECTED TO
             WRITE TO FIFO OTHERWISE. IN STATE 0, THE
             SLAVE MAY OVERRIDE DMRDIO.

DMRDREQ ≡  REQUEST READ OF MEMORY.

DMWRREQ ≡  REQUEST WRITE TO MEMORY. THE CYCLE WILL
             NOT START UNTIL IOEND OR LRIN IS ASSERTED.

ELOUT   ≡  GATE THE LEFT BYTE OUTPUT REGISTER TO THE
             PHI DATA LINES.

EROUT   ≡  GATE THE RIGHT BYTE OUTPUT REGISTER TO
             THE PHI DATA LINES.

INCAADR ≡  INCREMENT THE DMA ADDRESS REGISTER.

LIN     ≡  CLOCK PHI DATA LINES INTO LEFT BYTE
             INPUT REGISTER EACH STATE TIME AT DYNKAP ↓.

LRIN    ≡  LATCH PHI DATA LINES INTO RIGHT BYTE
             INPUT REGISTER.

SETEND  ≡  SET DMA STATUS TO APPROPRIATE TERMINATION CODE.

```

NOTES

1. OUTPUTS OCCURRING IN CONSECUTIVE STATES DO NOT SLITTA BETWEEN STATES, EXCEPT L_{11N}, WHICH IS TAKEN DIRECTLY FROM THE DECEMBER RAM.
2. THESE INPUTS ARE ASYNCHRONOUS: I₀END, MEMDN, DMARDQ, OBI₁.
3. THE ONLY PULSED OUTPUTS ARE: DECENT, SETBAND.
4. BOTH OUTPUT DATA REGISTERS ARE LOADED AT OCCURRENCE OF MEMARDN.
5. THE HP-IB "END" MESSAGE IS SENT IN STATES 7, 16 UNLESS INHIBITED WITH A DMA CONTROL BIT.
6. MEMARDN REMAINS ASSERTED UNTIL BOTH DMARDQ AND DMARDQ ARE NOT ASSERTED.
7. ONCE DMARDQ IS ASSERTED, THE MEMORY CYCLE WILL COMPLETE EVEN IF DMARDQ IS REMOVED BEFORE MEMARDN.

ITEM	QTY	MATERIAL DESCRIPTION	MAT'L PART NO	MAT'L DWG NO	MAT'L SPEC
		GENERAL I/O CHANNEL (DMA MACHINE FLOWCHART) SCHEMATIC		HEWLETT  PACKARD	
		TITLE 31262A		31262-60001	
		NEXT ASSEMBLY		PART NUMBER D	
		FROM -	SCALE -	D-31262-60001-6	

